Code No: **R42046**

R10

Set No. 1

IV B.Tech II Semester Regular/Supplementary Examinations, April - 2015 STRUCTURED DIGITAL DESIGN

(Common to Electronics & Communication Engineering and Electronics & Computer Engineering)

Time: 3 hours Max. Marks: 75 **Answer any FIVE Questions** All Questions carry equal marks ***** 1 a) Explain top-down Design methodology with example. [8] b) Explain the need for hardware description languages with examples. [7] Distinguish between the following 2 a) ii) signals vs. variables i) Function Vs Procedure [8] b) Explain the utilities of package declaration and package body with suitable examples. [7] 3 a) Design a 4:16 decoder using structural modelling and write a VHDL code for it [8] b) Write VHDL code for 4:1 multiplexer using 2:1 multiplexers. [7] 4 a) Implement a MOD 6 up/down counter using VHDL and also write the test bench for it. [8] b) Implement a 4 bit shift register using VHDL. [7] 5 a) Design verilog module for 4 bit carry look ahead full adder. [8] b) Implement a 1 to 4 demultiplexer by using 2 to 4 decoder with verilog module. [7] Write a Verilog function that will accept two 8-bit inputs, data_in, and address, 6 a) and print out the values in hexadecimal format. [8] b) Write a verilog code for master slave JK flip flop using NAND gates. [7] 7 a) Explain the synthesis of Edge-Triggered Flip-Flops. [8] b) Explain the synthesis of tristate buffer in detail. [7] 8 a) Explain logic fault models of stuck at faults and bridging faults. [8]

b) Explain controllability and observability with suitable example. [7]

Code No: **R42046**

IV B.Tech II Semester Regular/Supplementary Examinations, April - 2015 STRUCTURED DIGITAL DESIGN

(Common to Electronics & Communication Engineering and Electronics & Computer Engineering)

Time: 3 hours

Answer any FIVE Questions All Questions carry equal marks *****

1	a)	Explain different phases in physical design of a digital system.	[8]
	b)	Define both simulation and synthesis with respect to design considerations and also explain the available simulation and synthesis tools.	[7]
2	a)	Explain delta delay, inertial delay and transport delay with suitable examples.	[8]
	b)	Explain different VHDL operators with suitable examples.	[7]
3	a)	Write a VHDL code using generate statement to convert binary to gray code converter.	[8]
	b)	With the state graph of binary multiplier control, write the behavioral model for 4 x 4 binary multiplier using VHDL.	[7]
4	a)	Design a Moore finite state machine that acts as a "101" sequence detector using VHDL in behavioural model.	[8]
	b)	Write a VHDL function that converts a 5-bit bit vector to an integer.	[7]
5	a)	Write a verilog code for converting a binary number to a real number.	[8]
	b)	Implement a serial adder using Verilog modules.	[7]
6	a)	Implement a 4-bit parallel shift register using Verilog.	[8]
	b)	Write the Verilog code for four bit up counter with parallel load.	[7]
7	a)	Explain the steps involved in synthesis process.	[8]
	b)	Explain the synthesis of edge triggered Flip Flops.	[7]
8	a)	What are different stuck at faults and explain how these faults are identified with appropriate test vectors.	[8]
	b)	Draw the architecture of a Built In Self Test (BIST) and explain the functions to be carried out by BIST controller during testing.	[7]

Set No. 2

Max. Marks: 75

R10

1 of 1

Code No: **R42046**

IV B.Tech II Semester Regular/Supplementary Examinations, April - 2015 STRUCTURED DIGITAL DESIGN

R10

(Common to Electronics & Communication Engineering and Electronics & Computer Engineering)

Time: 3 hours

Answer any FIVE Questions All Questions carry equal marks *****

1	a) b)	Explain the steps involved in designing a system using CAD tools with the help of a flow graph. Explain the different levels of modelling with suitable examples.	[8] [7]
2	a)	Explain about data objects in VHDL programming.	[8]
	b)	What is binding? Discuss binding betweeni) Entity and architecture ii) Entity and components	[7]
3	a)	Write VHDL description of an N bit ripple carry adder using procedure.	[8]
	b)	Design a 9-bit parity generator circuit using structural modelling style.	[7]
4	a) b)	Using D-type flip flops, design a synchronous Mealy finite-state machine that monitors binary input A and asserts a binary output B if the sequence 100 is observed. Write VHDL code for a D-latch using variable and signal assignment	[8]
		statements. Also clearly distinguish between the 2 statements with simulation waveforms.	[7]
5	a)	Implement 3 bit magnitude comparator in structural style using Verilog.	[8]
	b)	Implement a 32 bit unsigned integer multiplier using Verilog.	[7]
6	a)	Explain the design of a Keypad scanner using Verilog.	[8]
	b)	Design a linear feedback shift register using Verilog Dataflow model.	[7]
7		Distinguish between the synthesis of explicit and implicit state machines.	[8]
	b)	Distinguish between Behavioural synthesis and RTL synthesis, and explain about them with suitable examples.	[7]
8	a)	What are different stuck at faults and explain how these faults are identified with appropriate test vectors.	[8]
	b)	Explain automated test pattern generation for single stuck faults for combinational circuits.	[7]

Set No. 3

Max. Marks: 75

Set No. 4

Code No: **R42046**

Time: 3 hours

IV B.Tech II Semester Regular/Supplementary Examinations, April - 2015 STRUCTURED DIGITAL DESIGN

(Common to Electronics & Communication Engineering and Electronics & Computer

Engineering)

Max. Marks: 75

Answer any FIVE Questions All Questions carry equal marks

1 a)	level.	[8] [7]
2 a)		[7] [8]
3 a) b)	structural style of modelling.	[8] [7]
4 a) b)	consecutive 1 inputs. The detector has a single binary input, X, and a single binary output, Z. Signal Z should be logic 1 if and only if the last four inputs were all logic 1.	[8] [7]
5 a) b)		[8] [7]
6 a) b)		[8] [7]
7 a) b)	with suitable examples.	[8] [7]
8 a) b)	example.	[8] [7]

R10